Inverter Jobs

27 were found based on your criteria {{ paging.total|number:0 }} were found based on your criteria

show all
  • Hourly ({{ jobTypeController.getFacetCount("0")|number:0}})
  • Fixed Price ({{ jobTypeController.getFacetCount("1")|number:0}})
Fixed-Price - Intermediate ($$) - Est. Budget: $8 - Posted
I require two inverted rectangular buttons to be created as close to as the .ai example (the three blue buttons are the example located within the .ai file) Once created size as needed including both the "checkout" and "returns" rectangles found within the .ai file.
Hourly - Intermediate ($$) - Est. Time: Less than 1 month, Less than 10 hrs/week - Posted
Restrictions/environment: - target device is a Xilinx Spartan 6 XC6SLX9-2C TQG144, 100 MHz clock (Numato Mimas board, no off-chip SDRAM); the Scarab miniSpartan 6+ seems to be no longer available and Neppielight did not require external RAM so I'd like to use the Numato Mimas, but I am open to using other inexpensive alternatives - must be able to build the synthesized code with a recent ISE WebPack (free license), for example, 14.7; no use of high-end licensed tools or proprietary IP (target audience is hobbyists) - needs to handle at least XGA (1024 x 768) HDMI signal, no DMCA (ie, encryption) since the source is a computer display adapter - needs to provide at least 32 display columns, or the maximum number within the available on-chip RAM - TDMS re-encoding (output) can be dropped if needed, but is preferable to leave that intact in order to make usage and testing easier - use any computer as the HDMI signal source (non-encrypted); I'm using a laptop or a Raspberry Pi 2, but that should not matter as long as it is low enough video rate - Verilog preferred, but VHDL is acceptable (I realize neppielight is in VHDL) - FPGA output timing should be compatible with both WS2811 and WS2812 (running in "fast" mode at 800 KHz); from other projects I know the same timing can be used with both - WS2811/WS2812 outputs from the FPGA should be inverted (compile-time option); this will make it easier to use with simple transistor level shifters - project should use a compile-time Parameter for FPGA clock speed (100 MHz currently) Project milestones: 1. ... Output to WS2811/WS2812 at 800 KHz (optionally inverted output) instead of WS2801 4. Implement a FIFO for each display column (up to the available on-chip RAM) 5.
Skills: Field-Programmable Gate Array (FPGA) Verilog / VHDL Xilinx
Fixed-Price - Intermediate ($$) - Est. Budget: $2,000 - Posted
Skills needed: - availability to work in SHIFTS - up-to-date knowledge about Microsoft products - advanced online writing skills with perfect english - IMPORTANT!! -->> capable to write in inverted pyramid style - capacity to write/re-write a 300-400 words story in about 30mins, this means articles have to be written in the moment (news) - always up-to-date with new devices, OS, Apps and websites - basic html, embedding of content, Wordpress PAYMENTS We pay per article, not per words and increase our remuneration with increased experience and quality.
Skills: Article Writing Blog Writing Image Editing Internet research Journalism Writing News Writing Style Technical writing
Fixed-Price - Expert ($$$) - Est. Budget: $50 - Posted
What I am looking for is a redesign of the design portion of the logo. Currently it's an inverted JF which is hard to see for a lot of people. I'm actually pretty happy with the current logo, but someone recently pointed out to me that I may be missing an opportunity to do something really interesting w/ the J in the logo, possibly relating it to the Joule unit of energy.
Skills: Adobe Illustrator Logo Design
Hourly - Expert ($$$) - Est. Time: Less than 1 week, Less than 10 hrs/week - Posted
Separate CMYK channel 3. Keep CMY as it is 4. Copy K channel and and invert the copied K. 5. K channel -> convert into C : 100% + M : 100% + Y : 100%. 5. ... So, now we have 4 channel again. CMY+ K(made with CMY) + Inverted K or 1. 1. Convert image into CMYK if it is RGB. 2. ... New yellow Channel = Y + Yellow1 11. New Black Channel = Invert K In this way, the original Black channel is converted into 100% C + M + Y.
Hourly - Entry Level ($) - Est. Time: Less than 1 week, 10-30 hrs/week - Posted
The core components of the drawing would be the building structure (just the dimensions/external framework), the positioning of the Solar PV system on the roof, the cabling run and the inverter location. The basic dimensions, description and all other necessary details will be provided.
Skills: AutoCAD