You will get verilog & systemverilog expert and digital designer
Project details
Looking for a skilled Verilog and SystemVerilog expert to bring your hardware projects to life?
I am a professional digital hardware designer with extensive experience in both Verilog and SystemVerilog, offering a comprehensive skillset to tackle your design challenges. Whether you need help with:
Digital logic design and implementation
Functional verification and testbench creation
Writing clean and optimized RTL code
Integrating and verifying complex hardware systems
I can deliver high-quality results that meet your specific requirements and deadlines.
I am proficient in:
Verilog/SystemVerilog?VHDL syntax and coding best practices
RTL design and Verification
Synthesis and simulation tools
I prioritize clear communication and collaboration throughout the project.
Tools/technology:
Xilinx Vivado
ModelSim
Iverilog
Verilator
Linux
GitHub
Experience in:
Single-cycle RISCV processor
Pipelined processor
Multicycle processor
Cache and memory design
System buses (AXI/AHB)
Contribution to open-source RISCV cores
I am a professional digital hardware designer with extensive experience in both Verilog and SystemVerilog, offering a comprehensive skillset to tackle your design challenges. Whether you need help with:
Digital logic design and implementation
Functional verification and testbench creation
Writing clean and optimized RTL code
Integrating and verifying complex hardware systems
I can deliver high-quality results that meet your specific requirements and deadlines.
I am proficient in:
Verilog/SystemVerilog?VHDL syntax and coding best practices
RTL design and Verification
Synthesis and simulation tools
I prioritize clear communication and collaboration throughout the project.
Tools/technology:
Xilinx Vivado
ModelSim
Iverilog
Verilator
Linux
GitHub
Experience in:
Single-cycle RISCV processor
Pipelined processor
Multicycle processor
Cache and memory design
System buses (AXI/AHB)
Contribution to open-source RISCV cores
What's included
| Service Tiers |
Starter
$15
|
Standard
$50
|
Advanced
$100
|
|---|---|---|---|
| Delivery Time | 2 days | 4 days | 8 days |
Number of Revisions | 3 | 5 | 7 |
Optional add-ons
You can add these on the next page.
documentation of design
(+ 2 Days)
+$10
3 reviews
(3)
(0)
(0)
(0)
(0)
This project doesn't have any reviews.
LN
Lama N.
Dec 11, 2024
System Verilog Channel Coding Project
OA
Omar A.
Jun 13, 2024
Hardware design
AC
Abbes C.
Mar 5, 2022
Canva Mobile interface restaurant
About Ahmed
Verilog | Systemverilog | RTL design & Verification | RISC-V | UVM
50%
Job Success
Sahiwal, Pakistan - 8:04 am local time
Steps for completing your project
After purchasing the project, send requirements so Ahmed can start the project.
Delivery time starts when Ahmed receives requirements from you.
Ahmed works on your project following the steps below.
Revisions may occur after the delivery date.
All working steps
1. getting details 2. understanding the problem/design 3. letting know the client (if that's possible or not) 4. start working 5. updating the client regularly 6. submitting work on client's satisfaction. 7. Done