Hire the Best VLSI Specialists

More than 3,000 reviews on G2
Rating is 4.5 out of 5.
4.5/5
of Upwork by G2 peer reviewers
Mohamed T.

Cairo, Egypt

$5/hr
5.0
4 jobs

I have good experience of three years of teaching Circuit Theory and Basic electronic Devices such as Diode, MOSFET, BJT, Op-Amp, Differential pair, Current Mirror, and Oscillator topics such as Harmonic oscillator and multivibrator. Also related topics such that Feedback, frequency response, and noise analysis. I have good experience in cad tools such that Altium, protus, Multisim, OR CAD, and LT spice. I graduated from the department of communication and electronics and Mastered analog and Digital (Mixed) IC circuits and Master Cadence Virtuoso software and VLSI Layout. I also Work on Matlab, Simulink, and Matlab GUI. I design a high-speed current steering Digital to analog converter in cadence virtuoso and its related circuit like Decoder, Flip Flops, and Applying Dynamic Element Matching to our DAC by using a Logarithmic shifter and 16 Bits linear feedback shift register and dealing with designing a custom Digital logic gates and Layout for each one. Also, a two-stage biopotential amplifier for ECG, EMG, and EMG applications is performed in 130 nm technology under Cadence Virtuoso. all of my previous give me a good experience

  • VLSI
  • LaTeX
  • Cadence Platform
  • MATLAB
  • Electrical Design
  • NI Multisim
  • Electronic Circuit Design
  • Integrated Circuit
  • Analog Circuit
  • MATLAB Script
  • Altium Designer
  • Electronics
  • Electronic Design
  • Electrical Engineering
  • PCB Design
Moaaz K.

Cairo, Egypt

$45/hr
4.9
54 jobs

I am a highly experienced digital design engineer with 4+ years of professional expertise in ASIC and FPGA design. I specialize in RTL coding using Verilog, VHDL, and SystemVerilog to deliver high-performance, optimized hardware solutions. My technical toolkit includes: - FPGA Design: Vivado, ISE, Diamond, Quartus - ASIC Design: VCS, DVE, DC, Formality, Spyglass - HDL Languages: Verilog, SystemVerilog, VHDL - Design Optimization: Speed, area, and power optimization - Simulation & Verification: Comprehensive testbench development - Tools: Cadence Platform, ModelSim, VCS I have successfully delivered 47+ complex projects including FPGA-based image encryption systems, efficient matrix multiplication designs, Bitcoin miners, and advanced processor architectures. Every project is delivered on time with detailed documentation and verification. Clients appreciate my clear communication, attention to detail, and commitment to creating efficient, production-ready designs. Whether you need RTL coding, synthesis optimization, or full design implementation, I'm ready to help!

  • VLSI
  • Digital Design
  • Digital Electronics
  • Cadence Platform
  • VHDL
  • FPGA
  • Verilog
  • SystemVerilog
Muhammad Umair K.

Dera Ismail Khan, Pakistan

$3/hr
5.0
7 jobs

I am an expert in SystemVerilog, Verilog, and VHDL with over 5 years of experience in FPGA and IPS verification using Cocotb and UVM. For IPS verification, I primarily use the Cocotb and UVM libraries. Some highlights of my experience include: 1. Working with simulators such as Xilinx Vivado, Cadence, Synopsys, Icarus, and Verilator. Assisting with digital system design projects, including building data paths and control units using Verilog. 2. Extensive experience with microprocessor projects; if you’re looking for an expert in this area, I can help. 3. Proficiency in assembly coding on the Edsim51 simulator using 8051 assembly language. 4. Strong command of C and C++ for related projects. 5. "I am skilled in RISC-V processor design and implementation on FPGA boards. I have expertise in developing, configuring, and deploying RISC-V architectures, enabling efficient and customized processor solutions on FPGA hardware."

  • Verilog
  • SystemVerilog
  • FPGA
  • Arduino IDE
  • C
  • C++
  • Assembly Language
  • Analog Circuit
  • Algorithms
  • Process Design
  • Simulink
  • Simulation Software
  • Electronic Design
  • KiCad
  • Altium Designer
Uzair A.

Charsadda, Pakistan

$40/hr
4.5
22 jobs

Greetings! I am an adept Analog and Digital Circuit Designer, specializing in Integrated Circuit (IC) design. With experience in 5 IC tape-outs utilizing different PDKs such as 28nm, 45nm, 65 nm, 110 nm, 130nm, and 180 nm, my expertise lies in designing and simulating Analog ICs (Schematic to GDSII), Digital ICs (RTL to GDSII), Mixed-signal integrated circuits (SoC), RISC-V Backend Design( RTL-GDSII) and RF ICs (upto 60GHz). Proficient in tools like Cadence Virtuoso, Mentor Graphics Calibre, Cadence Genus, Encounter/Innovus, Synopysis DC compiler, PrimeTime, ICC2, Custom Compiler, VCS, Xilinx, Vivado, Quartuas, Modelsim, Matlab, and OpenSource ASIC design tools like "Openlane." & "Xscheme". Proficient in Programming Language C/C++, Verilog, VHDL, and System Verilog. Eagerly await your response. Thank you.

  • VLSI
  • Microchip
  • Verilog
  • MATLAB
  • Cadence Platform
  • Xilinx
  • Digital Design
  • Circuit Design
  • Analog Circuit
  • Integrated Circuit
  • Electronic Circuit Design
  • Digital Electronics
  • Analog Electronics
  • Computer Basics
  • Layout Design
Nguyen Dinh B.

Hanoi, Vietnam

$25/hr
5.0
55 jobs

Hello! I’m Ben, a hardware and firmware expert with 8+ years of experience in designing hardware, programming embedded systems, and developing high-performance software solutions. My goal is to provide innovative, reliable, and high-performance solutions that meet your needs. With a strong track record on Fiverr (Level 2, 5 stars) and Upwork (Top Rated Plus, 5 stars), I have successfully delivered top-tier service to over 100 clients. What I Offer 1. End-to-End Embedded & Hardware Solutions - Advanced PCB Design & Hardware Development: Expertise in schematic capture, PCB layout, and multi-layer board design for reliable, high-performance, and manufacturable products. Experienced with KiCad, Altium, OrCAD, and Eagle. - High-Speed Design: Strong experience in 1–12 layer PCBs, including DDR3/DDR4/LDDR4, PCIe, USB (2.0/3.0/3.1/3.2), HDMI and 10/100/1000/10Gbase-T1 Ethernet. - Microcontrollers & SoMs: Firmware and hardware development for ARM Cortex-M3/M4 (STM32, ESP32, Nordic nRF52/53/91 series,...); custom boards for Raspberry Pi CM4/CM5, Orange Pi, iMX8, Jetson Nano/Xavier/Orin, RK3588/RK3588S, RK3568, RV1126, Allwinner, Zynq-7010, Zynq7020, XCZU9EG - Power & Hardware Integration: Experience in DC-DC, AC-DC, Buck, Boost, and Flyback converters, along with hardware design involving audio, RF modules, PA, LCD, filters, RFID, touch screens, and LVGL-based interfaces. - Prototype, Testing & Validation: Full support for board bring-up, debugging, validation planning, and functional testing to ensure hardware works reliably in real-world applications. - Manufacturing & Prototyping Support: Preparation of BOM, Gerber, and manufacturing-ready files, with hands-on support for prototype production and manufacturing through JLCPCB and PCBWAY. 2. Robust Firmware Development - Languages & Development: Strong embedded firmware development in C/C++, Python with experience using Visual Studio Code, STM32CubeIDE, Arduino IDE, ESP-IDF, and Segger. - Communication Protocols: Proficient in USB, UART, I2C, SPI, I2S, RS232, and RS485, enabling reliable communication across embedded systems and connected devices. - Wireless & Connected Systems: Experience with BLE, BLE Mesh, ZigBee, UWB, LoRa, NB-IoT, 4G LTE, Wifi, WiFi Mesh, and NFC for IoT and wireless product development. - Sensor: light sensor, CO, Smoke Sensor, Dust Sensor, Air Sensor, pH sensor, IMU sensor, Accelero, Gyro sensor,... - UI/UX for Embedded: Figma, TouchGFX, LVGL for STM32, ESP32, Raspberry Pi. - Motors Control: BLDC, Stepper, Servo, DC Motors - Robotics: Expertise in ROS/ROS2 for applications like AGV, AMR, 6-axis robots. Some of my product that I have designed and released to the market: - Home IP Camera: SoC-based design with DDR3 RAM, Ethernet/Wi-Fi streaming, CMOS image sensor, IR LED array, IR-cut control, USB, and MicroSD - Smart Home Products: Home Gateway with Ethernet, Wi-Fi, Zigbee, and TFT LCD; Smart Switch with capacitive touch, Zigbee, power metering, and AC load control - Tablet Mainboard: RK3399-based board with DDR3, eMMC, touch screen, LTE. - Smart Water Meter: BLE/Wi-Fi design with TI MCU. - Wearable Devices: Low-power wearable designs with wireless connectivity, sensors, and battery management - High-Performance ESC for Drones: Real-time motor control design for efficient and stable drone operation - Custom SBC with AI Module: Raspberry Pi-based SBC solutions with integrated AI capabilities And a lot of other products. With our experience and expertise, I’m confident I can provide tailored solutions to help you complete your project and release your product to the market . I look forward to the opportunity to work with you.

  • PCB Design
  • KiCad
  • Altium Designer
  • nRF52
  • STM32
  • ESP32
  • Raspberry Pi
  • FPGA
  • Hardware Design
  • EasyEDA
  • OrCAD
  • nRF52832
  • Arduino
  • LoRa
  • Embedded System
  • Firmware
  • Embedded Linux
  • Schematic
  • Bluetooth LE
  • WiFi
Vu L.

Hanoi, Vietnam

$35/hr
5.0
2 jobs

Senior FPGA engineer with 10+ years of hands-on design and verification experience, specializing in high-speed networking, SoC development, and open-source FPGA frameworks. Recent work includes: - 5G O-RAN Fronthaul on Xilinx UltraScale+ (eCPRI, 25G Ethernet, JESD204B) - RISC-V SoC debug transport over PCIe on AMD Alveo (LitePCIe, LiteX/Migen) - Ethernet packet scheduler and rate limiter using LiteX/LiteEth (10G, AXI4-Stream) Core strengths: - FPGA platforms: Xilinx/AMD UltraScale+, Alveo, Kintex, Artix · Zynq-7000 · Intel/Altera Cyclone - High-speed interfaces: 10G/25G Ethernet, PCIe (XDMA, LitePCIe), JESD204B, GTH/GTY - Frameworks: LiteX/Migen, Cocotb, Vivado, Quartus - Protocols: AXI4/AXI4-Stream, Wishbone, O-RAN 7.2x, IEEE 802.3, PTPv2 - Verification: UVM, Cocotb, formal verification (VC-Formal, JasperGold), VCS, Xcelium - Languages: SystemVerilog, Verilog, Python, C Available for remote engagements. Comfortable working async across time zones.

  • FPGA
  • Python
  • Verilog
  • SystemVerilog
  • VHDL

How it works

Post a job for freePost a job

Tell us what you need. Create your own job post or generate one with AI then filter talent matches.

Hire top talent fast

Consult, interview, and hire quickly, so you can meet the freelancers you're excited about.

Collaborate easily

Use Upwork to chat or video call, share files, and track project progress right from the app.

Payment simplified

Manage payments in one place with flexible billing options. Only pay for approved work, hourly or by milestone.

Don't just take our word for it

What does a VLSI specialist do?

A VLSI specialist transforms register-transfer level logic into a manufacturable physical layout for integrated circuits. This engineer executes the backend electronic design automation flow to place and route transistors while meeting strict timing, power, and area constraints. The role focuses on closing timing paths and verifying physical rules to prepare the chip design for tapeout.

  • The specialist builds the physical floorplan and executes place-and-route operations using tools like the Cadence Virtuoso Digital Implementation system or Synopsys IC Compiler. This process converts logical netlists into geometric shapes on silicon layers while optimizing cell placement to minimize wire length and congestion. The engineer iterates on these layouts to satisfy design constraints before moving to signoff analysis.
  • This professional runs static timing analysis with Synopsys PrimeTime or Cadence Tempus to identify and fix timing violations across multiple operating modes and corners. They synthesize clock trees to distribute signals evenly and reduce skew throughout the chip. The specialist adjusts buffer insertion and gate sizing to close setup and hold time violations without exceeding power budgets.
  • The engineer performs physical verification signoff checks such as design rule checking and layout versus schematic analysis using tools like Synopsys IC Validator. These steps confirm that the layout adheres to foundry manufacturing requirements and matches the original circuit diagram. The specialist resolves errors related to spacing, width, or connectivity to improve yield and correctness.
  • They coordinate engineering change order iterations to implement late-stage fixes based on signoff results. This work involves modifying specific cells or routes in the layout and re-running verification flows to prove closure. The specialist generates final timing reports and physical verification outputs to demonstrate the design is ready for handoff.

How to hire a VLSI specialist on Upwork

Step 1: Post a job

Define your physical design requirements clearly to attract qualified candidates. Use the Job Post Generator powered by Uma™, Upwork's Mindful AI to draft a precise description in seconds. Describe your needs in a few sentences and Uma drafts a job post for the role. You can write a new post, update a saved draft, or reuse an existing post.

  • Specify the EDA tools required for your flow, such as Cadence Innovus or Synopsys IC Compiler, to filter for relevant experience.
  • List specific signoff constraints like static timing analysis across multiple modes and corners to clarify technical depth.
  • Detail the expected deliverables, including routed layouts and DRC/LVS clean databases, so candidates understand the scope.

Step 2: Evaluate candidates

Review portfolios for evidence of successful tapeouts and timing closure. Uma can run instant video interviews and build shortlists with side-by-side comparisons to speed up this process.

  • Look for documented experience with place-and-route optimization that meets strict power, performance, and area targets.
  • Check for examples of ECO iterations where the specialist resolved complex timing violations without major layout changes.
  • Verify familiarity with physical verification flows, ensuring they can produce DRC and LVS clean outputs for manufacturing.

Step 3: Interview your top choices

Discuss their approach to congestion management and clock tree synthesis. Interviews can be scheduled and conducted within Upwork Messages with an immediate transcript and summary after each one.

  • Ask how they handle setup and hold time violations during the final signoff phase using tools like PrimeTime or Tempus.
  • Request examples of how they coordinated with frontend designers to resolve RTL issues impacting physical implementation.
  • Evaluate their method for analyzing extraction data to ensure accurate power and timing estimates before handoff.

Step 4: Agree on scope and begin work

Set clear milestones for floorplanning, placement, routing, and signoff. Use Upwork Messages and the contract workroom for communication and project management, plus identity verification, payment protection, hourly tracking, and project funds for security.

  • Define specific checkpoints for reviewing intermediate results like placed netlists and initial timing reports.
  • Agree on the format for delivering final GDSII files and associated signoff documentation for verification.
  • Establish a protocol for reporting and fixing critical bugs found during physical verification or final STA runs.

Upwork is not affiliated with and does not sponsor or endorse any of the tools or services discussed in this article. These tools and services are provided only as potential options, and each reader and company should take the time needed to adequately analyze and determine the tools or services that would best fit their specific needs and situation.

The rates and information provided in this article are based on current data and industry sources available at the time of publication. Freelance rates can vary depending on factors such as experience, location, project scope, and market conditions. Readers are encouraged to conduct their own research to confirm current rates and trends, as this information may change over time.

How much does hiring a VLSI specialist cost?

$500-$2,500 per project is a typical range for focused VLSI specialist work. Final pricing depends on scope, technical complexity, required integrations, source-material quality, revision needs, and the freelancer's experience level.

Physical design floorplanning

$500-$1,200/project

Entry-level to mid-level
  • Initial placement and power plan layout
  • Defined timing and area targets for synthesis
  • Analysis of congestion and routing estimates

Place-and-route implementation

$1,200-$3,000/project

Mid-level
  • Completed physical design database with placed cells
  • Synthesized clock network meeting skew targets
  • Preliminary static timing analysis results

Static timing signoff

$3,000-$5,500/project

Mid-level to senior-level
  • Signoff timing analysis across all modes and corners
  • List of timing paths requiring engineering change orders
  • Automated commands to fix identified timing issues

Physical verification and DRC

$5,500-$8,500/project

Senior-level
  • Layout passing all design rule checks for manufacturing
  • Verification that layout matches schematic netlist
  • Design for manufacturability optimization suggestions

Tapeout readiness and ECO

$8,500-$14,000/project

Expert-level
  • Engineering change order implementation for final fixes
  • Tapeout-ready physical layout data stream
  • Complete set of verified timing and physical reports

Frequently asked questions

Is hiring a VLSI specialist worth it?

For most businesses, yes: hiring a VLSI specialist is worthwhile. These experts execute complex physical design steps that require deep knowledge of backend EDA workflows and signoff constraints. They resolve timing closure issues and perform physical verification to prevent costly manufacturing errors before tapeout.

How do I evaluate VLSI specialist candidates?

Review their experience with specific signoff tools like Synopsys PrimeTime or Cadence Tempus to verify technical depth. Ask for examples of how they resolved static timing violations or fixed DRC errors during previous place-and-route projects.

What deliverables does a VLSI specialist produce?

A VLSI specialist submits floorplanned and placed-and-routed physical design databases along with routed layouts. They also generate signoff timing analysis reports and physical verification outputs such as DRC and LVS results.

Which tools do VLSI specialists use for physical design?

VLSI specialists operate industry-standard EDA platforms including Cadence Innovus and Synopsys IC Compiler for implementation. They use Cadence Tempus or Synopsys PrimeTime for static timing analysis and signoff verification.